Current microprocessors utilise the instruction-level parallelism by a deep processor pipeline and the superscalar instruction issue technique. VLSI technology offers several solutions for aggressive exploitation of the instruction-level parallelism in future generations of microprocessors. Technological advances will replace the gate delay by on-chip wire delay as the main obstacle to increase the chip complexity and cycle rate. The implication for the microarchitecture is that functionally partitioned designs with strict nearest neighbour connections must be developed. Among the major problems facing the microprocessor designers is the application of even higher degree of speculation in combination with functional partitioning of the processor, which prepares the way for exceeding the classical dataflow limit imposed by data dependences. In this paper we survey the current approaches to solving this problem, in particular we analyse several new research directions whose solutions are based on the complex uniprocessor architecture. A uniprocessor chip features a very aggressive superscalar design combined with a trace cache and superspeculative techniques. Superspeculative techniques exceed the classical dataflow limit where even with unlimited machine resources a program cannot execute any faster than the execution of the longest dependence chain introduced by the program's data dependences. Superspeculative processors also speculate about control dependences. The trace cache stores the dynamic instruction traces contiguously and fetches instructions from the trace cache rather than from the instruction cache. Since a dynamic trace of instructions may contain multiple taken branches, there is no need to fetch from multiple targets, as would be necessary when predicting multiple branches and fetching 16 or 32 instructions from the instruction cache. Multiscalar and trace processors define several processing cores that speculatively execute different parts of a sequential program in parallel. Multiscalar processors use a compiler to partition the program segments, whereas a trace processor uses a trace cache to generate dynamically trace segments for the processing cores. A datascalar processor runs the same sequential program redundantly on several processing elements where each processing element has different data set. This paper discusses and compares the performance potential of these complex uniprocessors. ᭧
Introduction
Today's microprocessors are the powerful descendants of the von Neumann computer dating back to a memo of Burks, Goldstine, and von Neumann in 1946 [3] . The socalled von Neumann architecture is characterised by a sequential control flow resulting in a sequential instruction stream. A program counter addresses the next instruction if the preceding instruction is not a control instruction such as a jump, branch, subprogram call or return. An instruction is coded in an instruction format of fixed or variable length, where the opcode is followed by one or more operands that can be data, addresses of data, or the address of an instruction in the case of a control instruction. The opcode defines the types of operands. Code and data are stored in a common storage that is linear, addressed in units of memory words (bytes, words, etc.).
The sequential operating principle of the von Neumann architecture is still the basis for today's most widely used high-level programming languages, and even more astounding, of the instruction sets of all modern microprocessors. While the characteristics of the von Neumann architecture still determine those of a contemporary microprocessor, its internal structure has considerably changed. The main goal of the von Neumann design-minimal hardware structureis today far outweighed by the goal of maximum performance. However, the architectural characteristics of the von Neumann design are still valid since the sequential high-level programming languages that are used today follow the von Neumann architectural paradigm.
Current superscalar microprocessors are a long way from the original von Neumann computer. However, despite the inherent use of out-of-order execution within superscalar microprocessors today, the order of the instruction flow as seen from outside by the compiler or assembly language programmer still retains the sequential program orderoften coined result serialisation-defined by the von Neumann architecture. At the same time today's microprocessors strive to extract as much fine-grained or even coarse-grained parallelism from the sequential program flow as can be achieved by the hardware. Unfortunately, a large portion of the exploited parallelism is speculative parallelism, which in the case of incorrect speculation, leads to an expensive rollback mechanism and to a waste of instruction slots. Therefore, the result serialisation of the von Neumann architecture poses a severe bottleneck.
At least four classes of future possible developments can be distinguished; all of which continue the ongoing evolution of the von Neumann computer:
• Microarchitectures that retain the von Neumann architecture principle (the result serialisation), although instruction execution is internally performed in a highly parallel fashion. However, only instruction-level parallelism can be exploited by the contemporary microprocessors. Because instruction-level parallelism is limited for sequential threads, the exploited parallelism is enhanced by speculative parallelism. Besides the superscalar principle applied in commodity microprocessors, the superspeculative, multiscalar, trace, and datascalar processor principles are all hot research topics. All these approaches belong to the same class of implementation techniques because result serialisation must be preserved. A reordering of results is performed in a retirement or commitment phase in order to fulfil this requirement.
• Processors that modestly deviate from the von Neumann architecture but allows the use of sequential von Neumann languages. Programs are compiled to the new instruction set principles. Such architectural deviations include very long instruction word (VLIW), SIMD in the case of multimedia instructions, and vector operations.
• Processors that optimise the throughput of a multiprogramming workload by executing multiple threads of control simultaneously. Each thread of control is a sequential thread executable on a von Neumann computer. The new processor principles are the single-chip multiprocessor and the simultaneous multithreaded processor.
• Architectures that break totally with the von Neumann principle and that need to use new languages, such as dataflow with dataflow single-assignment languages, or hardware-software codesign with hardware description languages. The processor-in-memory, reconfigurable computing, and the asynchronous processor approaches also point in that direction.
This paper focuses on microprocessors that retain result serialisation; all other microarchitecture principles are described in detail in [29] . We describe several new research directions in complex uniprocessor design that retain the result serialisation of the von Neumann architecture. In Section 2 we define and explain selected technical terms concerning state-of-the-art uniprocessor architectures and describe challenges as well as requirements for future microprocessors. Section 3 describes five research directions in complex uniprocessor architectures. The performance potential and a comparison of these directions are given in Section 4. In Section 5 we give concluding remarks as well as a brief discussion of the multiprocessor alternatives and highly parallel chip architectures that deviate from the von Neumann model.
State-of-the-art microprocessors
Processor architecture covers the following two aspects of microprocessor design: the instruction set architecture which defines the boundary between hardware and software (often also referred to as the "architecture" of a processor), and the "microarchitecture" or internal organisation of a processor which concerns features like pipelining, superscalar techniques, primary cache organisation, etc.
Microarchitecture
First we briefly discuss a common framework of the stateof-the-art and future uniprocessor architectures (for more details see Ref. [29] ). A state-of-the-art uniprocessor is usually a deep pipelined, superscalar RISC processor whose components include (see Fig. 1 ):
• (primary) instruction cache, which holds the instructions to be fetched and executed; • instruction fetch unit, which fetches in each clock cycle several instructions from the instruction cache into a fetch buffer; the fetch unit is supported by a branch target address cache (BTAC) and a memory management unit (MMU); The pipelining (see Fig. 2 ) starts with the instruction fetch stage that fetches several instructions from the instruction cache into a fetch buffer. Typically, at least as many instructions as the maximum issue rate are fetched at once. To avoid pipeline interlocking due to jump or branch instructions, the BTAC contains the jump and branch target addresses that are used to fetch instructions from the target address. The fetch buffer decouples the fetch stage from the decode stage.
In the instruction decode stage, a number of instructions are decoded. The operand and result registers are renamed, i.e. available physical registers are assigned to the architectural registers specified in the instructions. Then the instructions are placed in an instruction buffer, often called the instruction window. Instructions in the instruction window are free from control dependences due to branch prediction, and free from name dependences due to register renaming. So, only data dependences and structural conflicts remain to be solved. The instruction window decouples the fetch and decode part, which is operated strictly in the program order, from the execution core, which executes instructions out of the program order.
The issue logic examines the waiting instructions in the instruction window and simultaneously assigns ("issues") a number of instructions to the functional units. The program order of the issued instructions is stored in the reorder buffer. Instruction issue from the instruction window can be in order (only in program order) or it can be out of order. It can be either subject to simultaneous data dependences and resource constraints, or divided into two (or more) stages, checking structural conflict in the first and data dependences in the next stage. In the case of structural conflicts first, the instructions are issued to reservation stations (buffers) in front of the functional units where the issued instructions await unavailable operands. Depending on the specific processor, reservation stations can be central to a number of functional units (e.g. Intel Pentium III), or each functional unit can have one or more dedicated reservation stations (e.g. IBM/Motorola/Apple PowerPC 604). In the latter case, a structural conflict arises if more than one instruction is issued to the reservation stations of the same functional unit simultaneously. In this case only one instruction can be issued within a cycle.
The instructions await their operands in the reservation stations. An instruction is then dispatched from a reservation station to the functional unit when all operands are available, and execution starts. The dispatch sends operands to the functional unit. If all its operands are available during issue and the functional unit is not busy, an instruction is immediately dispatched, starting execution in the cycle following issue. Thus, the dispatch is usually not a pipeline stage. An issued instruction may stay in the reservation station for zero to several cycles. Dispatch and execution are performed out of program order.
When the functional unit finishes the execution of an instruction and the result is ready for forwarding and buffering, the instruction is said to complete. Instruction completion is out of program order. During completion the reservation station is freed and the state of the execution is noted in the reorder buffer. The state of the reorder buffer entry can denote an interrupt occurrence. The instruction can be completed and still be speculatively assigned, which is also monitored in the reorder buffer.
After completion, operations are committed in order. By or after commitment, the result of an instruction is made permanent in the architectural register set, usually by writing the result back from the rename register to the architectural register. This is often done in a stage of its own, after the commitment of the instruction, with the effect that the rename register is freed one cycle after commitment.
Branch prediction is already a well-developed part of the state-of-the-art microarchitecture design. State-of-the-art microprocessors use either a two-bit prediction scheme, a correlation-based prediction or a combination of both. In a two-bit prediction scheme two bits are assigned to each entry in the branch history table. The two bits stand for the prediction states "predict strongly taken", "predict weakly taken", "predict strongly not taken", and "predict weakly not taken". In the case of a misprediction out of the strongly state cases, the prediction direction is not changed yet. Instead the prediction move to the respective weakly state. A prediction must therefore mispredict twice before the prediction is changed. This predictor scheme works well with nested loops, because only a single misprediction occurs at the exit point of each inner loop cycle.
The two-bit predictor scheme uses only the recent behaviour of a single branch to predict the future of that branch. Correlation between different branch instructions is not taken into account. Many integer workloads feature complex control-flows whereby the outcome of a branch is affected by the outcomes of recently executed branches. The correlation-based predictors [23] or two-level adaptive predictors [42, 43] are branch predictors that additionally use the behaviour of other branches to make a prediction. Some two-level adaptive branch predictors (such as GAg, GAp, GAs) depend on the history of neighbouring branches. Other two-level predictors (such as PAg, PAs, PAp) depend on what happened when the predicted branch itself previously exhibited a specific history pattern [29] . While two-bit predictors use self-history only, the correlating predictor also uses the history of neighbouring branches recorded in a branch history register. The mentioned correlation-based predictors use pattern history table (also called branch prediction table) which is indexed by the branch history register. In order to reduce conflicts, one set of correlation-based predictors uses a hash function into the pattern history table instead of indexing the table. For example, McFarling [21] introduced the gshare predictor that uses the bitwise exclusive OR of part of the branch address and the branch history register as hash function to select an entry in the pattern history table.
Challenges and requirements for future microprocessors
Today's general trend in microprocessor design is driven by several architectural challenges. For example, scalable and faster busses are needed to support fast chip-to-chip communication [15, 26] . Memory latency (bottleneck) is a challenge which may be solved by a combination of technological improvements [6, 11, 14] and advanced memory hierarchy techniques (e.g. larger caches, more elaborate cache hierarchies, prefetching, compiler optimisations, streaming buffers, intelligent memory controllers, and bank interleaving) [5, 26] . Fault-tolerant chips are needed to cope with soft errors caused by cosmic rays of gamma radiation [26] . To deal with legacy binaries, object code compatibility should be preserved [5, 34] , and low power consumption is of specific importance for the expanding market for mobile computers and appliances.
Moreover, processor architecture must take into account the technological aspects of the hardware, such as logic design and packaging technology. The long interconnect wire delay problem requires a strict functional partitioning within the microarchitecture and a floor planning that avoids long interconnects. Designers can probably best accomplish this by dividing the microarchitecture into multiple processing elements, each no larger than today's superscalar processors. As noted in [30] , co-ordinating these processing elements to act as a single unified processor will require an additional level of microarchitecture hierarchy for both control (distribution of instructions) and data (for communicating values among the processing elements).
It has yet to be seen whether a modular design is costeffective for a very complex single instruction stream general-purpose processor, or whether the pendulum will swing back to less complex processors. First, several such simple processors could be combined into a multiprocessor chip or a simple processor could be integrated on a DRAM for closer processor memory integration. For example 256 Mbit memory chip together with memory compression could afford to devote some reasonable percentage of its die to a simple CPU [12] . The second less-complex hardware approach is represented by the explicitly parallel instruction computing (EPIC) design style which specifies instructionlevel parallelism explicitly in the machine code and uses fully predicated instruction set [7] .
A general-purpose processor will probably not be able to cope with all the challenges mentioned. As a result, several possible approaches can be identified, such as:
• focusing on particular market segments [15] ; • using desktop personal computers in multimedia and high-end microprocessors in specialised applications (due to different performance/cost trade-offs) [2] ; • integrating functions to systems on a chip (e.g. accelerated graphics port on-chip) [5] ; • partitioning of the microprocessor in a client chip, one part for general user interaction and server chip parts for special applications [34] ; • using a CPU core that works like a large ASIC block that allows system developers to instantiate various devices on a chip with a simple CPU core [12] ; • applying reconfigurable on-chip parts that adapt to application program requirements.
Future microprocessor architectures
Superscalar processors utilise instruction-level parallelism to speed-up single thread performance. However, instruction-level parallelism between successively taken branches is limited, particularly for integer-dominated programs. Therefore, the excess of resources in issuebandwidth, pipeline breadth and functional units, which is possible with today's processor chips, is utilised by speculation. Here branch prediction with single path speculation and future value speculation techniques solely speculate about a single thread. Only a single instruction pointer is provided in these complex uniprocessor architectures. Dual path execution of branches (see below) would be a first step beyond this limitation, because two or even more threads of control are followed.
One of the major challenges is to find ways of expressing and exposing more parallelism to the processor. Since the language structures of von Neumann languages used today limit the amount of extractable parallelism, not enough instruction-level parallelism is available. Hence, we need to look for parallelism at a higher level than the individual instructions and run more than one thread in parallel. Higher-level parallelism allows smaller computational units to work in parallel on multiple threads and thereby favours a modular design approach [34] .
Another class of architectural proposals contains the multithreaded architectures, in particular simultaneous multithreaded architectures. A multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. A fast context switch is supported by multiple program counters and often by a multiple register set on the processor chip. While the multithreading technique was defined originally for single-issue processors and for VLIWs, the simultaneous multithreading technique combines multithreading with a wide-issue superscalar approach. The simultaneous multithreading (SMT) technique [28, 35, 36] issues instruction from multiple threads simultaneously to the execution units of a superscalar processor. Multithreading techniques use coarsegrain parallelism to speed-up the computation of a multithreaded workload through better utilisation of the resources of a single processor. However, single-thread performance may even slightly deteriorate because of minor register set and thread overheads. We call these techniques explicit multithreading techniques, because the existence of multiple program counters in the microarchitecture is perceptible in the architecture. Explicit multithreading techniques are not discussed any further in this paper.
In contrast, implicit multithreaded architectures spawn and execute multiple threads implicitly-the threads are not visible at the architectural level and only concern the microarchitecture. Multiple threads of control are implicitly defined by the machine from a sequential program and utilised by some kind of speculative thread of control execution. Examples of such architectures can be found in the multiscalar processor, the trace processor, and the datascalar processor. These architectural approaches try to speed-up single thread performance by utilising coarse-grain parallelism in addition to instruction-level parallelism.
In this section we survey five research directions in complex uniprocessor architectures:
1. Advanced superscalar processors, which are wide-issue superscalars that can issue up to 32 instructions per cycle (IPC). 2. Superspeculative processors, which are wide-issue superscalars that use aggressive speculation techniques. 3. Multiscalar processors, which divide a program into a collection of tasks that are distributed to a number of parallel processing elements (PEs) under the control of a single hardware sequencer. 4. Trace processors, which break up the processor into several PEs (similar to multiscalar) and the program into several traces so that the current trace is executed on one PE while the future traces are speculatively executed on other PEs. 5. Datascalar processors, which run the same sequential program redundantly across multiple processors using distributed data sets. Loads and stores are only performed locally by the processor that owns the data, but a local load broadcasts the loaded value to all other processors.
The first two directions focus on the use of instructionlevel parallelism together with speculation, while the last three are based on implicit multithreading.
Advanced superscalar processors
Reaching the highest execution rate for a single instruction stream involves delivering the maximum possible instruction bandwidth to each cycle to the execution core and consuming the delivered bandwidth within the execution core. Delivering the optimal instruction bandwidth requires a high number of instructions to be fetched by each cycle, a minimal number of cycles in which instructions that are fetched for a wrongly predicted path are subsequently discarded, and a very wide, full instruction issued to each cycle. Consuming this instruction bandwidth requires sufficient data supply so that instructions are not unnecessarily inhibited from being executed and there are sufficient functional units to handle the instruction bandwidth. Such an advanced superscalar processor was suggested in Ref. [24] assuming one giga transistor chips which are foreseeable by the year 2005. The block diagram of the processor is shown in Fig. 3 . The instruction cache provides for the outof-order fetch in the event of instruction cache miss. A large sophisticated trace cache provides a contiguous instruction stream. An aggressive multi-hybrid branch predictor uses multiple, separate branch predictors, each tuned to a different class of branches with support for context switching, indirect jumps, and interference handling. The processor features a very wide issue width of 16 or 32 IPC. Since there will be many (24-48) highly optimised, pipelined functional units, a large number of reservation stations will be needed to accommodate approximately 2000 instructions. Adequate resolution and forwarding logic will also be required. More than half of the transistors on the chip are allocated to data and on-chip secondary caches.
Branch prediction
A fast and accurate branch prediction is essential for advanced superscalar processors with hundreds of in-flight instructions. Unfortunately, many branches display different characteristics that cannot be optimally predicted by any single-scheme branch predictor. As a result, hybrid predictors comprise several predictors, each targeting different classes of branches [8, 21] . The principal idea is that each predictor scheme works best for a particular branch type. As predictor tables increase in size, they often take more time to react to changes in a program (warm-up time). A hybrid predictor with several components can solve this problem by using component predictors with shorter warm-up times while the larger predictors are warming up [24] . The multihybrid branch predictor uses a set of selection counters for each entry in the branch target buffer, in the trace cache, or in a similar structure, keeping track of the predictor currently most accurate for each branch, and then using the prediction from that predictor for that branch [8, 24] . The multi-hybrid predictor performs better than hybrid predictor and reaches a prediction rate of 95% with a 16 kbyte predictor size and almost 97% with a 256 kbyte predictors using programs of the SPECint95 benchmark suite [24] .
Despite this high prediction rate, the remaining mispredictions still incur a large performance penalty. If a branch is not, or only sometimes predictable, its irregular behaviour will frequently yield costly misspeculations. The predictability of branches can be assessed by additionally measuring the confidence in the prediction. A low confidence branch is a branch which frequently changes its branch direction in an irregular way making its outcome hard to predict or even unpredictable. Confidence estimation [13] can be used for speculation control provided that techniques other than branch speculation are provided to utilise the processor resources. Alternative techniques include predication to enlarge the number of instructions between two speculative predictions, thread switching in multithreaded processors or both path execution (as in the PolyPath architecture [16] ) where instructions from both branch directions are fetched and executed, and the wrong path instructions are eventually discarded. Probably a combination of branch handling techniques will be applied in future, such as a multi-hybrid branch predictor combined with a dual path execution technique to handle unpredictable branches [37, 38, 39] .
Future microprocessors will require more than one prediction per cycle, starting speculation over multiple branches in a single cycle. Here a simple correlationbased predictor scheme is already able to predict multiple branches without knowing the branch instruction address. However, the instruction fetch is also affected. When multiple taken branches are predicted in each cycle, then instructions must be fetched from multiple target addresses per cycle, complicating instruction cache access. As long as only the final branch is predicted as taken, multiple branches can be predicted in each cycle without requiring multiple fetches. Prediction of multiple branches per cycle and instruction fetch from multiple target addresses per cycle can be achieved simultaneously by a trace cache in combination with the next trace prediction.
Out-of-order fetch
To increase instruction supply in the case of instruction cache misses, an out-of-order fetch can be employed. An in-order fetch processor, upon encountering a trace cache miss, waits until the miss is serviced before fetching any new segments. An out-of-order fetch processor temporarily ignores the segment associated with the miss and attempts to fetch, decode, and issue the segments that follow it. After the miss has been serviced, the processor decodes and issues the ignored segment. A related technique fetches instructions that appear after a mispredicted branch, but are not control dependent upon that branch. Out-of-order fetch provides a way of fetching such control-independent instructions by skipping the block that follows a hard-topredict branch until either an accurate prediction can be made or the branch is resolved. The processor fetches, decodes, and issues instructions that begin at the merge point of the alternative paths that follow the branch. These instructions are guaranteed to be on the program's correct path. As soon as a prediction can be made or the branch is resolved, the fetch unit will return to the branch and restart fetching there. Upon reaching the merge point, the processor will then jump past the instructions that it has already fetched [24] .
Trace cache
A trace cache is a special instruction cache that captures dynamic instruction sequences in contrast to the instruction cache that contains static instruction sequences. Each line in the trace cache stores a dynamic code sequence, which may contain one or more taken branches. Each line therefore stores a snapshot, or trace, of the dynamic instruction stream. A trace is a sequence of instructions that potentially covers several basic blocks starting at any point in a dynamic instruction stream. An entire trace consisting of multiple basic blocks is fetched in one clock cycle.
Dynamic instruction sequences are built as the program executes. The trace construction is off the critical path; it does not lengthen the pipeline [25, 30] . A trace cache stores an instruction sequence contiguously, while the same instruction sequence is stored in the instruction cache in non-contiguous areas because of branch or jump instructions. Moreover, since several branches may be captured within a trace, trace prediction automatically leads to multiple predicted branches per cycle. The trace cache is indexed using the next address field of the previously fetched trace combined with prediction information for next trace prediction.
Data-cache hierarchy
A 16-wide-issue processor will need to execute about eight loads/stores per cycle. The primary design goal of the data cache hierarchy is therefore to provide the necessary bandwidth to support these memory references. A single, monolithic, multi-ported, primary data cache would be so large that it would jeopardise the cycle time. Because of this, the primary data cache will be replicated to provide the required ports. Notice, that replicating the primary data cache increases only the number of read ports. Further features of the data supply system are a bigger, secondary data cache with fewer port requirements and data prefetching.
Data prediction
In addition to control prediction, data prediction will be widely used in future superscalar processors. Whenever the full issue bandwidth cannot be filled with instructions that can be executed in parallel, control and data prediction can be applied to increase processor utilisation and potentially processor performance. Prefetching and set prediction in caches are expected to become the norm in processor design. Future processors will also predict the addresses of loads, allowing loads to be executed before the availability of the operands needed for their address calculations. Processors will also predict dependencies between loads and stores, allowing them to predict that a load is always dependent on some older store.
Out-of-order execution core
The execution core must consume 16-32 instructions per cycle to keep up with the fetch unit. As in today's superscalar processors logical registers must be renamed to avoid unnecessary delays due to false dependencies, and instructions must be executed out-of-order to compensate for the delays imposed by the data dependencies that are not predicted [24] . Execution cores comprising 24-48 functional units are envisioned. These units will be supplied with instructions from large reservation station units with a total storage capacity of 2000 or more instructions. For a better functional partitioning and shortening of the signal propagation on the processor die, the execution units will be partitioned into clusters of three to five units. Each cluster will maintain an individual register file. Each execution unit has its own reservation station unit. Data forwarding within a cluster will require one cycle, while data forwarding between different clusters will require multiple cycles. To solve the difficulty of scheduling instructions from a centralised large instruction window, instruction scheduling will be done in stages.
Superspeculative processors
The basis for the superspeculative approach is the observation that in real programs instructions generate many highly predictable result values. Consumer instructions can therefore frequently and successfully speculate on their source operand values and begin execution without results from their producer instructions. Consequently, a superspeculative processor can remove the serialisation constraints between producer and consumer instructions. As a result program performance can potentially exceed the classical dataflow limit which states that a program cannot execute faster than the longest execution path set by the program's true data dependencies.
The reasons for the existence of value locality are manifold [20] . First, due to register spill code the re-use distance of many shared values is very short in processor cycles. Thus, many stores do not even make it out of the store queue before their values are needed again. Second, input sets often contain data with little variation (e.g. sparse matrices or text files with white spaces). Third, compilers often generate run-time constants due to error-checking, switch statement evaluation, and virtual function calls. Finally, compilers also often load program constants from memory rather than using immediate operands.
Weak dependence model
Conventional superscalar processors employ the strongdependence model for program execution, which implies a total instruction ordering of a sequential program. In the strong-dependence model two instructions are identified as either dependent or independent, and when in doubt, dependencies are pessimistically assumed to exist. Dependencies are never allowed to be violated and are enforced during instruction processing. To date, most machines enforce such dependencies in a rigorous fashion.
Since the traditional model is overly rigorous and unnecessarily restricts available parallelism, the weakdependence model is applied in superspeculative processors. This model specifies that dependencies can be temporarily violated during instruction execution as long as recovery can be performed prior to affecting the permanent machine state. The weak-dependence model's advantage is that the machine can speculate aggressively and temporarily violate the dependencies as long as corrective measures are in place to recover from misspeculation. If a significant percentage of speculations are correct, the machine can exceed the performance limit imposed by the traditional, strongdependence model. Similar in concept to branch prediction in current processors, superspeculation uses two interacting engines. The front-end engine assumes the weak-dependence model and is highly speculative, predicting instructions to speculate aggressively past them. When predictions are correct, these speculative instructions effectively skip over certain stages of instruction execution. On the other hand, the back-end engine still uses the strong-dependence model to validate the speculations, recover from misspeculation, and provide history and guidance information to the speculative engine.
Superspeculative microarchitecture
A superspeculative microarchitecture must maximise three key parameters (Fig. 4) , that is, instruction flow, i.e. the rate at which useful instructions are fetched, decoded, and dispatched to the execution core; register dataflow, i.e. the rate at which results are produced and register values become available; and memory dataflow, i.e. the rate at which data values are stored and retrieved from data memory. These three flows roughly correspond to the processing of branch, arithmetic/logical, and load/store instructions, respectively. In a superspeculative microarchitecture [19] , aggressive speculative techniques are employed to accelerate the processing of all three instruction types.
Speculation on the instruction flow uses a two-level adaptive branch predictor with local and global branch history, combined with a trace cache to execute more than one taken branch per cycle, which is similar to the advanced superscalar architecture in the previous section. The misprediction latency is reduced by data speculation.
Speculation in the register dataflow comprises source operand value prediction, and value stride prediction. Source operand value prediction eliminates data dependencies by the use of a dynamic value prediction table per static instruction. Value stride prediction speculates on constant, incremental increases in operand values to increase the accuracy of value prediction. In value stride prediction, a dynamic hardware mechanism detects constants, incremental increases in operand values (strides), and uses them to predict future values. Dependence prediction is applied to predict the inter-instruction dependencies. Instructions that are data ready are allowed to execute in parallel with the dependence checking for these instructions. Dependence prediction is used when the dynamic history shows that value prediction cannot be successfully applied. It can be implemented by a dependence prediction table with entries that are indexed by hashing together the instruction address bits, the gshare branch predictor's branch history register, and the relative position of the operand being looked up [18] .
Deeper pipelining often results in dependence checking and dispatch in multiple pipelined stages. With dependence and value prediction a three-cycle dispatch nearly matches the performance of single-cycle dispatch.
The memory dataflow is used to predict load values to bridge the latency of accessing the storage device, load addresses to eliminate address generation interlock (i.e. the delay of a load the address of which is not yet known), and aliases with earlier outstanding stores. Load value prediction [20] predicts the results of load instructions at the time of dispatch by exploiting the affinity between load instruction addresses and the values the loads produce. Prediction tables implement the predictions. Memory loads are predicted by a load value prediction unit, which consists of a load value prediction table for generating value predictions, a load classification table for deciding which predictions are likely to be correct, and a constant verification unit that replaces accessing the conventional memory hierarchy for verifying highly predictable loads.
Alias prediction is related to dependence prediction. Rather than predicting the dependence distance to a preceding register write, alias prediction predicts the distance to a preceding store to memory. The predicted distance is then used to obtain the load value from that offset in the processor's store queue, which holds outstanding stores. For this speculative forwarding to occur, neither the load nor the store needed to have their addresses available. A related approach is called the memory dependence prediction that identifies the stores in which a load depends. The processor uses a load's store set, i.e. the set of stores upon which the load has depended, to predict which stores a load must wait for before executing [4] .
Multiscalar processors
The multiscalar model of execution [9, 33] represents another paradigm to extract a large amount of inherent parallelism from a sequential instruction flow. A program is divided into a collection of tasks by a combination of hardware and software. The tasks are distributed to a number of parallel processing elements (PEs) within a processor. Each PE fetches and executes instructions belonging to its assigned task. The functional decomposition of the processor chip that is required in order to achieve short wire delays in future generation high-density processor chips is thus naturally realised.
The structure of the processor can be viewed as a collection of sequential (or scalar) processors that cooperate in executing a sequential program [32] . The difference when compared to a single chip multiprocessor (CMP) is the close coupling of the PEs in the multiscalar processor. While a CMP executes different threads of control that are statically determined by the programmer or by a paralleling compiler, the multiscalar processor executes a sequential program that is enriched by sequencing information.
Control flow graph
A static program is represented by a control flow graph (CFG), where the nodes represent basic blocks, and the arcs represent the flow of control from one basic block to another. Program execution can be viewed as walking through the CFG, generating a dynamic sequence of basic blocks that have to be executed for a particular run of the program. To achieve high performance, the multiscalar processor must walk through the CFG with a high level of parallelism. The primary constraint of any parallel walk is that it must preserve the sequential semantics assumed in the program. A program is statically partitioned into (not necessarily independent) tasks, which are marked by annotations of the CFG. Each task is a collection of instructions (part of a (large) basic block, a basic block, a collection of basic blocks, single loop iteration, an entire loop, a function call, etc.). A task sequencer (speculatively) sequences through the program a task at a time, assigning each task to a PE, which in turn unravels the task to determine the dynamic instructions to be executed, and executes them.
A multiscalar processor walks through the CFG speculatively, taking task-sized steps, without pausing to inspect any of the instructions within a task. A task is assigned to one of the PEs for execution by passing the initial program counter of the task to the PE. For each step of its walk, a multiscalar processor assigns a task to a PE for execution, without concern for the actual content of the task, and continues from this point to the next point in the CFG.
Multiscalar microarchitecture and execution model
A possible microarchitecture for a multiscalar processor is shown in Fig. 5 . A multiscalar processor can be considered as a collection of PEs with a sequencer that assigns tasks to the PEs. Once a task is assigned to a PE, the PE fetches and executes the instructions of the task until it is complete. Multiple PEs, each with their own internal instruction sequencing mechanism support the execution of multiple tasks, and thereby multiple instructions, in any given step. Multiple tasks then execute in parallel on the PEs, resulting in an aggregate execution rate of multiple IPC [33] .
The key problem is the proper resolution of inter-task data dependencies. This concerns, in particular, data that is passed between instructions via registers and via memory. It is in this area of inter-task data communication that the multiscalar approach differs significantly from the more traditional multiprocessing methods.
To maintain a sequential appearance a twofold strategy is employed. First, each processing element adheres to sequential execution semantics for the task assigned to it. Second, a loose sequential order is enforced over the collection of processing elements, which in turn imposes a sequential order of the tasks. The sequential order on the processing elements is maintained by organising the elements into a circular queue. Head and tail pointers indicate, respectively, the elements that are executing the earliest and the latest of the current tasks.
Because a sequential execution model views storage as a single set of registers and memory locations, multiscalar execution must maintain this view as well. In order to provide this behaviour, communication between tasks is synchronised.
The appearance of a single logical register file is maintained, although copies are distributed to each parallel PE. Register results are dynamically routed among the many parallel processing elements with the help of compilergenerated masks.
In the case of registers, the control logic synchronises the production of register values in predecessor tasks with the consumption of these values in successor tasks via reservation on the registers. The register values that a task may produce can be determined statically and maintained in a create mask. Bits in the create mask correspond to each of the logical registers-a bit is set to one if the register is potentially written by the task. At the time a register value in the create mask is produced, it is forwarded via a circular unidirectional ring to later tasks, i.e. to PEs which are logical successors. The reservations on registers for a successor task are given in the accum mask, which is the union of the create masks of currently active predecessor tasks. As values arrive from the predecessor PEs, reservations are cleared in the successor PEs. If a task uses one of these values, the consuming instruction can proceed only if the value has been received; otherwise, it waits for the value to arrive.
For memory operations, the situation is more complicated. When a PE is ready to execute a load, it does not even know whether previous tasks have stores, let alone stores to a given memory location. Here multiscalar processing employs data dependence speculation-speculating that a load does not depend on instructions executing in predecessor tasks. Memory access may occur speculatively without knowledge of preceding loads and stores. Addresses are disambiguated dynamically, many in parallel, and processing waits only for data dependencies. An address resolution buffer (ARB) is provided to hold speculative memory operations and to detect violations of memory dependencies. The ARB checks that the speculation was correct, squashing instructions if it was not.
Thus the multiscalar paradigm has at least two forms of speculation [32] : control speculation, which is used by the task sequencer, and data dependence speculation, which is performed by each PE. It could also use other forms of speculation, such as data value speculation, to alleviate intertask dependences.
Multiscalar processors use multiple internal sequencers (PCs) to sequence through a sequential program. The internal sequencers require information about which tasks are the possible successors of any given task in the CFG. Such information can be determined statically and placed in a task descriptor. Each internal sequencer may also speculatively sequence through a task. The task descriptors may be dispersed within the program text-for instance, before the code of the task-or placed in a single location beside the program text. A multiscalar program may be generated from existing binaries by augmenting the binary with task descriptors and tag bits.
Trace processors
The main ideas of the trace processor were presented in [25, 30, 40] , where it was proposed to create subsystems similar in complexity to today's superscalar processors and combine replicated subsystems into a full processor. The focus of a trace processor is the trace cache.
A trace processor (Fig. 6 ) is partitioned into multiple distinct PEs (similar to multiscalar). The code is broken up into traces that are captured and stored by hardware. One PE executes the current trace while the others execute future traces speculatively. Instruction fetch hardware fetches instructions from the instruction cache and simultaneously generates traces of 8-32 instructions including predicted conditional branches. Traces are built as the program executes and they are stored in a trace cache. A trace fetch unit reads traces from the trace cache and parcels them out to the parallel PEs.
A trace cache miss causes a trace to be built through conventional instruction fetching with branch prediction. Blocks of instructions are pre-processed before being put in the trace cache, which greatly simplifies processing after they are fetched. Pre-processing can include capturing data dependence relationships, combining and reordering instructions, or determining instruction resource requirements-all of which can be re-used. To support precise interrupts, information about the original instruction order must also be saved with the trace. During the dispatch phase, instructions move from the trace cache to the instruction buffers in the PEs. Only inter-trace dependence checking and register renaming are required.
Because traces are the basic units for fetching and execution, control-flow prediction is moved up to the trace level. The unit of control prediction should be a trace, not individual branches. That suggests a next-trace predictor. Next-trace prediction predicts multiple branches per cycle. Trace processors also employ data value prediction. Data value prediction speculates on the input data values of a trace and is combined with next trace prediction. Successfully predicting a trace's input data values makes the trace independent of data availability, and leads to a further decoupling of traces, allowing the trace to execute immediately and in parallel with other traces. Data value prediction and speculation is restricted to inter-trace dependencies.
The expected parallelism within a single trace is suitable for execution in a modest superscalar unit that can be chosen to implement the PEs. As multiple PEs issue instructions in parallel, both intra-trace and inter-trace parallelism are exploited.
Because the PEs and register files are distributed, so is the communication of register data. The relatively simple bypass paths within a PE allow local result forwarding in a single cycle. Global paths are used for communicating global register results between PEs. The global bypass paths are likely to require multiple clock cycles. The trace processor uses a conventional set of logical registers. Physical registers are divided into local and global sets. The hierarchical organisation of registers allows small register files with fast access times and fewer ports per file. The trace dispatcher remaps the trace's source and destination registers to the global registers without the need for intra-trace dependence checking. The dispatcher maps local registers with reusable mappings based on the intra-trace dependencies detected during instruction preprocessing. Dispatch logic can remap a 16-instruction trace line using register rename logic that is no more complex then the logic used by a conventional four-way superscalar processor.
Memory systems for the trace processor will have to provide very high bandwidth to supply enough data to the processor's multiple PEs. Distributed, multi-ported caches can be employed, provided that coherence among distributed caches is maintained. A large, interleaved cache system is also possible, although designers will have to deal with the additional latency in such systems. Each PE in the trace processor generates a stream of load and store requests to memory. Moreover, these address streams are generated speculatively and out of order. The hardware to sort out the address streams and make sure that all memory locations are accessed in the correct order will have to be fairly sophisticated. The ARB as proposed for multiscalar processors solves the problem of parallel resolution of memory addressing hazards. However, the ARB is a centralised device, separate from data caches, and must be developed further, using distributed mechanisms that merge address resolution and data caching.
Datascalar processors
The datascalar model of execution runs the same sequential program redundantly across multiple processors [1] . The data set is distributed across physical memories that are tightly coupled to their distinct processors. Each processor broadcasts operands that it loads from its local memory to all other processors. Instead of explicitly accessing a remote memory, processors wait until the requested value is broadcast. The processors that own memory addresses, and are dropped by the others only execute stores.
The most heavily accessed data is statically replicated by duplicating whole memory pages that are stored in each processor's local memory. Access to a replicated page requires no data communication. The address space is divided into a replicated and a communicated section. The latter holds values that only exist in single copies and are owned by the respective processor. Replicated pages are mapped into each processor's local memory, and the communicated section of the address space is distributed among the processors. Fig. 7 demonstrates the execution of load and store operations for replicated and communicated memory. Assume that both processors execute a sequence of load-1, store-1, load-2, and store-2. Operations load-1 and store-1 are issued to the replicated memory and can therefore complete locally on both processors. Operations load-2 and store-2 are issued to the communicated memory of the first processor. The load-2 of this processor is deferred until the value is broadcast from it. Since all processors are running the same program, they all generate the same store value, which is stored only in the communicated memory of the processor that owns the address. Therefore, store-2 is completed by the first processor, but is aborted on the second processor.
The main goal of the datascalar model of execution is the improvement of memory system performance. Since all physical memory is local to at least one processor, a request for a remote operand is never sent, thus reducing memory access latency and bus traffic. All communication is oneway. Writes never appear on the global bus.
The processors execute the same program in slightly different time steps, due to asynchronous memory accesses and the ability to perform out-of-order execution. One processor, the lead processor, runs slightly ahead of the others, especially when it is broadcasting while the others wait for the broadcast value. When the program execution accesses an operand that is not owned by the lead processor, a lead change occurs. All processors stall until the new lead processor catches up and broadcasts its operands. The capability for each processor to run ahead on computation that involves operands owned by the processor is called datathreading [1] .
The datascalar model creates opportunities for new optimisations. Because each processor executes the instructions in a different order due to the out-of-order execution facility, it is possible for a processor to execute a private computation, broadcasting only the result and not the operands to the other processors. This technique called result communication, deviates from the strict single-program-single-data stream (SPSD) model of datascalar computation. Speculation is another optimisation opportunity. However, the additional bus traffic that might be caused by speculation must be weighed against the possible performance advantage. The broadcast of data may be a critical limitation of the datascalar model, and frequent superfluous broadcasts would greatly hinder performance. Possible solutions are to hold on to speculative broadcasts until the speculative condition is resolved or to send the broadcast immediately upon issue, followed by a corresponding squash message if the load that generated the broadcast is squashed.
The datascalar model is primarily a memory system optimisation intended for codes that are limited in performance by the memory system and difficult to parallelise. However, every datascalar machine is a de facto multiprocessor. When codes contain coarse-grain parallelism, the datascalar machine can also run like a traditional multiprocessor. Datascalar and multiprocessing can be viewed as two endpoints on a spectrum, where the datascalar model is restricted to run sequential code and makes no attempt to exploit the coarse-grained parallelism in the code, while multiprocessing requires compiler and/or programmer support to generate the parallel code, and its main focus is explicit exploitation of coarse-grain parallelism.
The datascalar model can be applied to speed up sequential execution wherever multiprocessor hardware is available without a sufficient load of parallel tasks. Three possible candidates for datascalar systems were proposed. The first is the concept of merging processor and memory on a chip as proposed by the intelligent RAM (IRAM) approach [17] . IRAM-based systems connected by a bus or a point-topoint ring would exhibit the parameters needed for a costeffective datascalar implementation, because remote memory accesses to other IRAM chips would certainly be more expensive than on-chip memory accesses. Second, the datascalar model of execution may also be applied within a single chip to alleviate wiring delays-for example, extending the concept of a chip multiprocessor (CMP). CMPs access operands from a processor-local memory faster than requesting an operand from a remote processor memory across the chip, due to wiring delays. Finally, datascalar could be an alternative to paging in networks of workstations (NOWs), provided that broadcasts were sufficiently inexpensive. Some network topologies like fat trees support efficient broadcasts. Alternatively, optical interconnects, especially free-space optical interconnects, provide extremely cheap broadcasts. However, the data threads of the datascalar model may prove to be too finegrained to tolerate the communication latencies of today's NOWs.
Performance potential
In this section, we estimate the performance potential for each of the uniprocessor alternatives. Note, that up to now only simulation studies exist and very few prototype implementations are available, so our estimation is preliminary.
Advanced superscalar processors
Despite all extensive speculation mechanisms, advanced superscalar processors only make sense if enough instruction-level parallelism can be supplied by the application programs. Simulations of the SPECint95 with an instruction window having 2048 instructions, perfect caches and perfect branch prediction show an IPC rate of about 10 for an issue/execution width of 16 IPC, increasing to 12 for an issue rate of 24, and approximately 13 for an issue rate of 32 [24] . The simulation results show the high potential for IPC improvements over contemporary superscalar processors by applying aggressive superscalar techniques. Further improvements may be reached by the value prediction and data speculation techniques that are still in their infancy.
Superspeculative processors
In [19] , the performance of a superspeculative processor Superflow was described. Superflow was simulated assuming a fetch width of 32, a 128-entry reorder buffer, a 64 kbyte 4-way set-associative data and instruction caches with a 10-cycle miss delay to a perfect, pipelined 16 Mbyte unified secondary cache, and a 128-entry, fully associative store queue. Additional resources were a value load table for  generating value predictions, a classification table to decide  which predictions are likely to be correct, a dependence  prediction table, an alias prediction table, and additional  pattern history tables. Superflow simulations yielded up to 9 IPC for the SPECint95 benchmark suite on a configuration with an issue bandwidth of 32 instructions per cycle [19] . The results demonstrate the high performance potential of superspeculative techniques, although such techniques are still far from mature.
Multiscalar processors
In [41] , key implications of the architectural features of multiscalar processor organisation and task-level speculation for compiler task selection are studied from the point of view of performance. Important performance issues were identified including control speculation, data communication, data dependence speculation, load imbalance, and task overhead. These issues were then correlated with a few key characteristics of tasks: task size, inter-task control flow, and inter-task data dependence. In particular, task size affects load imbalance and overhead, inter-task control flow influences control speculation, and inter-task data dependence impacts data communication and data dependence speculation. Therefore, task selection crucially affects overall performance achieved by a multiscalar processor. It was found that the task should neither be small nor large, that the number of successors of a task should be as many as can be coped with the control flow speculation hardware, and that data dependences should be included within tasks to avoid communication and synchronisation delays or misspeculation and roll back penalties.
Compared to superscalar processors each task is equivalent to a subwindow of the instruction window; collectively the multiple sequencers capture a portion of the dynamic instruction stream. Interoperation communication can be carried out more efficiently if the total instruction window is broken into subwindows, with more frequent intrawindow and less frequent interwindow communication. Likewise, instruction scheduling becomes more efficient if the overall schedule is treated as an ensemble of (several) smaller schedules, where the smaller schedule is the schedule in a subwindow, as is achieved by the multiscalar model of execution.
Trace processors
In [25] , trace processors with 4, 8, and 16 PEs were simulated. Each PE could hold a trace of 16 instructions. The simulations used the SPECint95 benchmarks compress, gcc, go, ijpeg, and xlisp and three sets of experiments were performed. First, a detailed evaluation of trace processor configurations affirmed that significant instruction-level parallelism can be exploited in integer programs (2-6 IPC). Second, for a trace processor with data prediction applied to inter-trace dependences, the potential performance improvement with perfect prediction was around 45% for all benchmarks. Next, with realistic prediction, the gcc benchmark achieved an actual improvement of 10%. Finally, the evaluation of aggressive control flow revealed that some benchmarks benefited from control independence by as much as 10%.
Datascalar processors
Simulation results suggest that the datascalar model of execution works best with codes for which traditional parallelisation techniques fail [1] . Six unmodified SPEC95 binaries ran from 7% slower to 50% faster on two nodes, and from 9 to 100% faster on four nodes, than on a system with a comparable, more traditional memory system. However, current technological parameters do not make datascalar systems a cost-effective alternative to today's microprocessors. For a datascalar system to be more cost effective than the alternatives, processing power should be cheap, i.e. the dominant cost of each node should be memory. At first glance the datascalar model looks like an immense waste of processing power. However, conclusions are that the datascalar model of execution may be advantageous when remote memory accesses are significantly slower than local memory accesses, when global broadcasts are relatively inexpensive, and when the cost of additional processors is a only small addition to the total system cost. The communication bandwidth itself may be limited. The datascalar model only produces broadcasts, but never remote stores and remote load requests.
Conclusions
As a microprocessor generation becomes mature and future hardware technologies are better defined, the next generation starts to become visible. We are at that stage now. The last time we were in a similar position was almost 20 years ago-when superscalar processors began to be discussed.
In this paper we have surveyed the uniprocessor alternatives, such as advanced superscalar, superspeculative, multiscalar, trace, and datascalar processor, which are all examples of new microarchitectures suitable for the next generation (see Table 1 ). Developing superspeculative techniques prepares the way for exceeding the classical dataflow limit imposed by data dependences. The multiscalar processor proposed the basics for a functional distribution of processing elements working simultaneously on tasks generated from sequential machine programs. The trace processor is similar to the multiscalar processor except for its use of hardware-generated dynamic traces rather than compiler-generated static tasks. The datascalar approach reduces interprocessor data traffic in favour of broadcasting. A real uniprocessor chip of the future is likely to combine Recent studies have shown that many instructions perform the same computation and, hence, produce the same result over and over again, i.e. there is significant result redundancy in programs. Two hardware techniques have been proposed to exploit this redundancy [31] : value prediction, and instruction reuse. Their impact on superscalar, multiscalar, or trace processors, as well as how to combine value prediction techniques in hybrid value predictors has recently been described in Refs. [4, 10, 27] .
All the microarchitecture techniques described increase the memory bandwidth requirements compared to today's superscalar microprocessors. Therefore, all these microarchitecture techniques may be combined in future with the processor-in-memory or intelligent RAM approaches that combine processing elements of various complexity with DRAM memory on the same chip to solve the memory latency bottleneck.
All the research directions described in this paper retain result serialisation-the serial instruction flow as seen by the programmer and forced by the von Neumann architecture. However, the microarchitectures strive to press as much fine-grained or even coarse-grained parallelism from the sequential program flow as can be achieved by the hardware. Unfortunately, a large portion of the exploited parallelism is speculative parallelism, which in the case of incorrect speculation, leads to an expensive rollback mechanism and to a waste of instruction slots. Therefore, the result serialisation of the von Neumann architecture poses a severe bottleneck.
Current superscalar microprocessors are able to issue up to six multiple instructions each clock cycle from a conventional linear instruction stream. In this paper we have shown that VLSI technology together with a higher degree of speculation and functional partitioning of the processor will allow future complex uniprocessors with an issue bandwidth of 8-32 instructions per clock cycle. However, instruction-level parallelism found in a conventional instruction stream is limited. In general, integer-dominated programs feature a rather low instruction-level parallelism, while a high instruction-level parallelism can be extracted from floating-point programs.
The solution is the additional utilisation of more coarsegrained parallelism. The main approaches are the chip multiprocessor (CMP) and the simultaneous multithreaded processor (SMP). A CMP places a small number of distinct processors (4-16) on a single chip and runs parallel programs and/or multiple independent tasks on these processors. A SMT processor [28, 35, 36] combines wideissue superscalar processor with multithreading and exhibit high performance increases over single-threaded (superscalar) processors [22] . These two alternatives optimise the throughput of a multiprogramming workload while each thread or process retains the result serialisation of the von Neumann architecture.
There are also research directions in highly parallel chip architectures that deviate from the von Neumann architecture model. Two such directions are focused on the processor-in-memory approach (also called intelligent RAM) and on reconfigurable processors. In short, IRAM integrates processor and memory on the same chip to increase memory bandwidth, while reconfigurable processors allow the hardware to adapt dynamically at runtime to the needs of an application.
